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Abstract
The emergence of Internet of Things (IoT) applications
requires intelligence on the edge. Microcontrollers pro-
vide a low-cost compute platform to deploy intelligent
IoT applications using machine learning at scale, but have
extremely limited on-chip memory and compute capabil-
ity. To deploy computer vision on such devices, we need
tiny vision models that fit within a few hundred kilobytes
of memory footprint in terms of peak usage and model
size on device storage. To facilitate the development
of microcontroller friendly models, we present a new
dataset, Visual Wake Words, that represents a common
microcontroller vision use-case of identifying whether a
person is present in the image or not, and provides a re-
alistic benchmark for tiny vision models. Within a lim-
ited memory footprint of 250 KB, several state-of-the-art
mobile models achieve accuracy of 85-90% on the Visual
Wake Words dataset. We anticipate the proposed dataset
will advance the research on tiny vision models that can
push the pareto-optimal boundary in terms of accuracy
versus memory usage for microcontroller applications.
1 Introduction
Deep learning has increased the accuracy of computer vi-
sion dramatically, enabling their widespread use. Devices
at the edge have limited compute, memory, and power
constraints; thereby requiring low-latency neural network
architectures. Recent advances have enabled real-time in-
ference for several vision tasks on mobile platforms. First,
CNN architectures, such as MobileNets [1, 2, 3], use op-
erations such as depthwise separable convolutions to op-
timize the latency with minimal accuracy cost. Second,
model compression techniques, such as quantization [4]
and pruning [5, 6] optimize the latency and size of the
model further. With the emergence of Internet of Things
(IoT), the next frontier to deploy machine learning will be
IoT sensors that use microcontrollers as limited compute
platforms.
Microcontrollers are widely used for low-cost compu-
tation in IoT devices ranging from industrial IoT to smart-
home applications. Low-cost imaging sensors with mi-
crocontrollers are economical to deploy in several vision
applications, for example, to sense if humans (or pets) are
present in the building or to monitor cars in garage or traf-
fic cameras. The limited computation may not be suffi-
cient to get real-time insights of who or what is present.
However, if the object of interest is present, it can then
trigger an alert for human intervention or be streamed to
a network server or cloud for further analysis.
The two key challenges in deploying neural networks
on microcontrollers are the low memory footprint and
the limited battery life. In this paper, we focus on the
low memory footprint. Typical microcontrollers have ex-
tremely limited on-chip memory (100–320 KB SRAM)
and flash storage (256 KB–1 MB). The entire neural net-
work model with its weight parameters and code has to
fit within the small memory budget of flash storage. Fur-
ther, the temporary memory buffer required to store the
input and output activations during computation must not
exceed the SRAM. Thus, we need to design tiny vision
models that achieve high accuracy on the typical micro-
controller vision use-cases and fit within these constraints.
We set the following design constraints on the tiny vi-
sion models for the microcontroller vision use-cases: the
model size and the peak memory usage must fit within a
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limited memory footprint of 250 KB each; and the neu-
ral network computation must incur less than 60 million
multiply-adds per inference at high accuracy. We ob-
serve that designing high-accuracy models under these
constraints is challenging. Available image datasets are
not representative of the typical microcontroller vision
use-cases. For example, the MobileNet V2 model archi-
tecture achieves only 58% accuracy at depth multiplier 0.5
with image resolution 160 on the ImageNet [7] dataset at
50 million multiply-adds and uses 1.95 million parame-
ters. However, ImageNet [7] requires classification to a
thousand classes and this model could still be suitable for
microcontroller vision use-case if it fit within the memory
constraints. On the other hand, CIFAR10 [8] is a small
dataset with a very limited image resolution of 32-by-32
that does not accurately represent the benchmark model
size or accuracy on larger image resolutions.
In this paper, we propose a new dataset, Visual Wake
Words, as a benchmark for the tiny vision models to
deploy on microcontrollers and advance research in this
area. We select the use-case of classifying images to two
classes, whether a person is present in the image or not,
as the representative vision task in the proposed dataset
because it is one of the popular microcontroller vision
use-cases. This use-case is for a device to wake up when
a person is present analogous to how audio wake words
are used in speech recognition [9]. This dataset filters
the labels of the publicly available COCO dataset to pro-
vide a dataset of 115k training and validation images with
labels of person and not-person. We observe that this
dataset provides valuable insights for model design be-
cause the accuracy on Visual Wake Words dataset can’t
be extrapolated directly from accuracy on the ImageNet
dataset. Further, the availability of full-resolution images
in the proposed dataset allows users to train vision models
at different image resolutions and benchmark the pareto-
optimal boundary in terms of accuracy vs memory usage
of the model design in this regime.
We discuss the memory-latency tradeoffs in deploy-
ing several state-of-the art mobile models, such as Mo-
bileNet V1 [1], MobileNet V2 [2], MNasNet (without
squeeze-and-excite) [10], ShuffleNet [11] etc. in the tiny
vision model regime. In particular, the peak memory
usage increases when the convolutional neural networks
(CNNs) use residual blocks and inverted residual blocks.
When the SRAM is limited, we process only a single path
MCU Platform Processor Frequency SRAM Flash
FRDM-K64F [12] Cortex-M4 120 MHz 256 KB 1 MB
STM32 F723 [13] Cortex-M7 216 MHz 256 KB 512 KB
Nucleo F746ZG [14] Cortex-M7 216 MHz 320 KB 1 MB
NXP i.MX1060 [15] Cortex-M7 600 MHz 1 MB External
Table 1: Some off-the-shelf microcontroller development
platforms with their SRAM and flash storage constraints.
Note we list the microcontrollers with at least 250 KB
SRAM, though other examples, such as, Cortex M0 only
have 20–30 KB SRAM.
each time; thus incurring additional latency when CNNs
stage the computation of each path. Thus, the limited
model size and peak memory usage of 250 KB determines
the model parameters, such as selected image resolution,
number of channels (depth multiplier for MobileNets),
and the model depth. We conclude with a set of candi-
date models that achieve 85–90% accuracy on the Visual
Wake Words dataset and define the pareto-optimal bound-
ary in terms of accuracy vs memory usage.
2 Related Work
Model compression. Model architectures widely used
and deployed on mobile devices include MobileNets [1],
and MobileNetV2 [2]. The proposed architectures have
been further optimized for latency using hardware-based
profiling [16] and Neural architecture search [10, 3].
ResNet-like model architectures [17, 18] have also been
optimized for mobile and embedded devices in ShuffleNet
V2 [11, 19] and SqueezeNet [20]. Recent literature has
also proposed several compression approaches that in-
clude quantization of weights and activations to leverage
8-bit arithmetic [4, 21], and pruning the graph parameters
that are less likely to affect accuracy [5, 6, 16].
Models for microcontroller devices. In the regime of
microcontrollers, machine learning model design has fo-
cused on audio use cases such as keyword spotting. Re-
cent papers benchmarking the speed-latency tradeoffs for
the keyword-spotting use-case [9] on microcontrollers
propose 20–64 KB model with 10-20 million operations
per second [22, 23, 24, 25]. Further speedups are poten-
tially possible with the use of binary weights and activa-
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tions, such as XnorNet [26], Trained Ternary Quantiza-
tion [27] or with sparse architectures [28]. Under extreme
memory constraints, recent work [29] has also proposed
computing the convolution weight matrices on the fly us-
ing deterministic filter banks stored in the flash storage.
3 Vision on Microcontrollers
3.1 Vision Use Cases
Microcontrollers provide an economical way to deploy vi-
sion sensing at scale. Video camera feeds, however, do
not contain objects of interest at most times. For example,
in building automation scenarios, humans may be present
in a small subset of image frames. Streaming the camera
video feed to the cloud continuously is not economical
or useful. On-device sensing is economical when the vi-
sion models deployed on the microcontrollers are tiny and
cost-effective. Microcontrollers are best suited for vision
tasks where they act as ‘Visual WakeWords’ to other sen-
sors or generate alerts, similar to the popular audio wake-
words, such as “Ok Google” or “Hey Google.” We dis-
cuss some common use-cases for microcontroller vision
models:
Person/Not-Person: A popular use-case is sensing
whether a person is present in the image or not. Sens-
ing person/not-person serves a wide-variety of use-cases
including smart homes, retail, and smart buildings. The
inference result could then feed in to the If-this-then-that
logic of various IoT deployments enabling other IoT de-
vices to start or trigger alerts. Generalizing from the
person/not-person use case, low-cost vision sensors can
be economically deployed to sense the presence of spe-
cific objects of interest without high costs of inference,
such as pets in a home, or cars in the garage.
Object counting: In camera feeds, counting the num-
ber of objects provides a low-cost way to trigger other
sensors. For example, in traffic monitoring, the vision
sensors could count the number of cars and trigger alerts
in specific scenarios.
Object localization: Low-cost vision sensors can also
be used to localize the object of interest, such as, per-
son, pet, car, or traffic signs and trigger useful alerts or
reminders.
3.2 Microcontroller Systems
For the vision use cases in the previous section, we now
discuss the key challenges in deploying deep neural net-
works to enable real-time inference on microcontrollers
because most microcontrollers are designed for embedded
applications with low cost and do not have high through-
put for compute-intensive workloads such as CNNs.
On-chip memory footprint. A typical microcontroller
system consists of a processor core, an on-chip SRAM
block and an on-chip embedded flash. One major con-
straint is the limited memory footprint in terms of on-
chip memory and Flash storage. Table 1 lists the details
of some off-the-shelf microcontroller development plat-
forms with their SRAM and Flash storage.
The program binary, usually pre-loaded into the non-
volatile flash, is loaded into the SRAM at startup and the
processor runs the program with the SRAM as the main
data memory. The size of the SRAM limits the size of
memory that the software can use. When the SRAM is
extremely limited, we need to ensure that the peak mem-
ory usage of the model computations is less than the total
memory usage.
Peak memory usage is the maximum amount of total
memory, including to store CNN activation maps, at any
point in time during inference. Keeping activations in fast
on-chip memory is important for performing fast infer-
ence, and large transient activations require large amounts
of expensive local memory or long wait times if activa-
tions spill to slower off-chip memories. We assume that
the weights will be read from the flash storage directly
during the CNN inference, or else storing the temporary
weights incurs additional memory usage.
As a first-order approximation, we estimate the peak
memory usage as follows. For each operation (e.g., mat-
mul, convolution, pooling), we sum the size of the input
allocations and output allocation. If the neural network is
a simple chain of operations with no branching, for e.g. in
MobileNet V1, select the maximum of these numbers and
skip the following steps. For each parallel branch in the
graph, for e.g. in MobileNet V2, we need to sum the acti-
3
vation storage of every pair of operations between the two
branches. For each pair of operations, shared inputs must
be counted once (e.g., the input to a simple residual block
will be used in both parallel chains of the block) and we
select the maximum of these numbers.
Model size. To reduce the memory cost of storing the
model on-device, the number of parameters in the model
must be less than the flash memory storage. To save suf-
ficient space for code of the compiler framework, we as-
sume that 250 KB is needed to store the model in flash.
Thus, the CNN model must be less than 250 K parame-
ters assuming 8-bit representations for weights.
Performance. We benchmark the performance of
CNNs in terms of accuracy and multiply-adds per infer-
ence. To enable at least one or more inferences per second
on a microcontroller processor running at 100-200 MHz
(see Table 1), we limit the multiply-add operations on
the microcontroller to be less than 60 million multiply-
adds per inference. A CNN model with only 10 mil-
lion multiply-adds per inference can increase the infer-
ence throughput by 5-10x.
The actual performance cost needs to be measured in
terms of latency per inference because it includes the cost
of memory accesses and the latency cost of convolutional
kernels. Multiply-adds provide a first-order approxima-
tion of the inference cost agnostic to the underlying plat-
form architecture and kernel implementation specifics.
To ensure a long battery life for the IoT devices, we
must also consider the energy efficiency of the microcon-
troller so that it can last without charging for long time
periods. Energy efficiency depends on the computational
cost of the CNN and the duty cycle of processing; both of
which continue to be an active area of research.
Based on the microcontroller system constraints in this
section, we set the following design constraints on the tiny
vision models for the microcontroller vision: the model
size and the peak memory usage must fit within a limited
memory footprint of 250 KB each; and the CNN compu-
tation must incur less than 60 million multiply-adds per
inference at high accuracy.
4 Vision Datasets for Microcon-
trollers
Currently vision models are benchmarked on the CI-
FAR10 [8] or ImageNet [7] datasets both of which are
restricted in terms of benchmarking the model accuracy
and the memory costs for the common low-complexity
microcontroller use-case. We present a new dataset, Vi-
sual Wake Words, that represents a common microcon-
troller vision use-case of identifying whether a person is
present in the image or not, The proposed dataset is de-
rived from the publicly available COCO dataset, and pro-
vides a realistic benchmark for tiny vision models.
4.1 Existing Datasets
ImageNet [7] is the most widely used dataset for vision
benchmarks. It constitutes tens of millions of annotated
images with labels that classify the images in to 1000
classes providing a generic benchmark for several state-
of-the-art models. There are several challenges in using
this dataset to benchmark the microcontroller vision use-
cases. First, ImageNet dataset does not address a very
popular use-case of person/not-person classification be-
cause it does not have instances of person class. Second,
the typical vision use-cases for microcontroller do not re-
quire a large number of classes. The parameters of the last
few layers of CNN in the classification model can domi-
nate the model size. For a binary classification task, the
model size can be compressed substantially by reducing
the memory footprint of last few layers.
CIFAR10 dataset [8] has been actively used to bench-
mark some recent microcontroller vision models. For ex-
ample, recent work [25] benchmarks a 5-layer convolu-
tional neural network (CNN) for CIFAR-10 dataset on
an off-the-shelf Arm Cortex-M7 platform classifying 10.1
images per second with an accuracy of 79.9%. However,
CIFAR10 dataset is a small dataset that consists of 60000
32x32 color images in 10 classes. Limited image resolu-
tion limits its use to benchmark model accuracy for larger
image resolutions. Further the model size and memory
usage scales with the square of the image resolution and
thus, the accuracy benchmarks on this dataset are not rep-
resentative of the peak memory usage or the model size if
the model will be used for larger image resolutions.
4
4.2 Visual Wake Words Dataset
We define a new dataset to fit a popular use-case for mi-
crocontrollers discussed in Section 3.1. We focus on the
binary classification use-case where the images are la-
beled with two labels: object-of-interest is present or not
present. The most interesting use-case enables the mi-
crocontrollers to classify whether there is a person in the
image or not. Hence, we call this the Visual Wake Words
dataset because it enables a device to wake up when a hu-
man is present analogous to how audio wake words are
used in speech recognition [9].
We derive the new dataset by re-labeling the images
available in the publicly available COCO dataset with
labels corresponding to whether the object-of-interest is
present or not. This provides a powerful way to bench-
mark this common vision use-case for microcontrollers
with a simple tweak to the COCO dataset. COCO
dataset [30] is widely used to benchmark object detection
and segmentation tasks. COCO dataset comprises natural
images of complex everyday scenes that contain multiple
objects and it has 91 objects types with more than a mil-
lion labeled instances in 115k images in the training and
validation set.
The process of creating new labels for Visual Wake
Words dataset from COCO dataset is as follows. Each
image is assigned a label 1 or 0. The label 1 is assigned
as long as it has at least one bounding box corresponding
to the object of interest (e.g. person) with the box area
greater than 0.5% of the image area. In the person/not-
person use-case, the label 1 corresponds to the ‘person’
being present in the image and the label 0 corresponds
to the image not containing any objects from person
class. To generate the new annotations and the files
in TensorFlow records format corresponding to this
dataset, use the script build visualwakewords data.py
available in open-source in
‘tensorflow/models/research/slim/datasets’ [31].
The command to generate the Visual Wake Words
dataset from ‘tensorflow/models/research/slim’ di-
rectory using the script as follows:
py thon d a t a s e t s / b u i l d v i s u a l w a k e w o r d s d a t a . py \
−−t r a i n i m a g e d i r =” ${TRAIN IMAGE DIR}” \
−−v a l i m a g e d i r =” ${VAL IMAGE DIR}” \
−−t e s t i m a g e d i r =” ${TEST IMAGE DIR}” \
−− t r a i n a n n o t a t i o n s f i l e =” ${TRAIN ANNOTATIONS}” \
−−v a l a n n o t a t i o n s f i l e =” ${VAL ANNOTATIONS}” \
−−o u t p u t d i r =” ${OUTPUT DIR}” \
(a) ‘Person’ (b) ‘Not-person’
Figure 1: Sample images labeled to ‘person’ and ‘not-
person’ categories from COCO training dataset.
−−s m a l l o b j e c t a r e a t h r e s h o l d =0.005
Figure 1 illustrates an example of sample images la-
beled to ‘person’ and ‘not-person’ categories from the
COCO training dataset.
The command can be modified to classify the presence
of another object of interest instead of the ‘person’ class
by adding an additional flag specifying the new label from
the COCO category. The default is set to the ‘person‘
category.
−−f o r e g r o u n d c l a s s o f i n t e r e s t = ‘ p e r s o n ’
We use the above script on the training and validation
image set of COCO2014 dataset [30]. We use a total of
115k images of the training and validation dataset to gen-
erate new annotations. We assign ‘person’ label when
the image contains at least one bounding box from per-
son class with the bounding box area greater than 0.5%
of the image area. We observe that the reassigned labels
are roughly balanced between the two classes: 47% of the
images in the training dataset of 115k images are labeled
to the ‘person’ category, and similarly, 47% of the images
in the validation dataset are labeled to the ‘person’ cate-
gory. For evaluation, we use the minival [32, 33] on the
COCO2014 dataset [30] comprising a total of 8k images.
5 Experiments
We evaluate the tiny vision models on the ImageNet
dataset and the proposed Visual Wake Words Dataset for
the person/not-person classification task. We present ex-
perimental results to demonstrate the effectiveness of the
proposed dataset to benchmark the microcontroller vision
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Figure 2: On ImageNet dataset, we compare the top-1 accuracy versus the memory footprint, model size and multiply-
adds per inference. Figure (a) shows the top-1 accuracy vs estimated peak memory usage (in KB), (b) the top-1
accuracy vs number of parameters (in KB), and figure (c) shows the top-1 accuracy vs multiply-adds (in millions).
Each point corresponds to different image resolution in {96, 128, 160, 192, 224}.
use-cases. We benchmark the following models: Mo-
bileNet V1 [1], MobileNet V2 [2], MNasNet (without
squeeze-and-excite) [10], and Shufflenet [11]. We com-
pare accuracy versus measures of resource usage such as
the peak memory usage, model size (number of parame-
ters) and inference multiply adds. Our design goal is tiny
vision models that use less than 250 KB in SRAM, the
model size fits within 250 KB of available flash storage,
and the inference cost is less than 60 million multiply-
adds per inference.
5.1 Training setup
MobileNet and MNasNet models are trained in Tensor-
Flow using asynchronous training on GPU using the stan-
dard RMSPropOptimizer with both decay and momentum
set to 0.9. We use 16 GPU asynchronous workers, and a
batch size of 96. We use an initial learning rate of 0.045,
and learning rate decay rate of 0.98 per epoch. All the
convolutional layers use batch normalization with average
decay of 0.99. Using the floating-point checkpoints, we
then train models with 8-bit representation of weights and
activations by using quantization-aware training [34, 4]
with a learning rate of 10−5 and learning rate decay of
0.9 per epoch. Since we only classify two classes in Vi-
sual Wake Words dataset, we shrink the last convolutional
layer in MobileNet V2 and MNasNet models.
In the Visual Wake Words dataset, we evaluate the ac-
curacy on the minival image ids [32, 33] of COCO2014
dataset [30] comprising a total of 8k images, and for
training, we use the remaining images out of 115k im-
ages in training/validation dataset (not including the 8k
COCO2014 minival images).
5.2 Accuracy
We compare and contrast the accuracy of these models
on ImageNet dataset vs the Visual Wake Words Dataset.
Figure 2 illustrates the top-1 accuracy of MobileNet [1],
MNasNet (without squeeze-and-excite) [10], and Shuf-
fleNet [19] models on ImageNet dataset (that classifies
the images to 1000 classes) with respect to peak mem-
ory usage, model size, and multiply-adds. We measure
the model size in terms of number of parameters in kilo-
bytes assuming 8-bit representation of weights. We vary
the depth multiplier of the models and for each depth
multiplier, we illustrate the model accuracy at multiple
image resolutions in {96, 128, 160, 192, 224}. With
fixed inference cost of 50 million multiply-adds, the ac-
curacy improves in the order of MobileNet V1, Mo-
bileNet V2, ShuffleNet, and MNasNet (without squeeze-
and-excite). Note that the top-1 accuracy increases with
increased depth multiplier and image resolution. For a
fixed model size, we can reduce the peak memory usage
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Figure 3: On Visual Wake Words dataset, we compare the accuracy versus the memory footprint, model size and
multiply-adds per inference. Figure (a) shows the accuracy vs estimated peak memory usage (in KB), (b) the ac-
curacy vs number of parameters (in KB), and figure (c) shows the accuracy vs multiply-adds (in millions). Each
point corresponds to different image resolution in {96, 128, 160, 192, 224}. Note that the red and black points are
overlapping.
and the multiply-adds by reducing the image resolution.
For example, increasing the image resolution from 96 to
224 increases the top-1 accuracy of MobileNet V1 with
depth multiplier 0.25 from 39.9% to 48%, and of MNas-
Net from 42.91% to 58.79%. However, there is a trade-
off in terms of the peak memory usage, number of pa-
rameters, and multiply-adds. For example, in the regime
of models with less than 60 million multiply-adds, Mo-
bileNet V1 model with depth multiplier 0.5 on image res-
olution 128 achieves higher top-1 accuracy of 54.9% com-
pared to the same model with depth multiplier 0.25 on im-
age resolution 224. However, it is not feasible to fit this
model in 250KB because the model trained on ImageNet
dataset has much higher model size and peak memory us-
age.
Figure 3 illustrates the accuracy of correct classification
on the two classes person/not-person on the Visual Wake
Words dataset. Note that the top-1 accuracy of MobileNet
V1, MobileNet V2 and MNasNet (without squeeze-and-
excite) is less than 60% on the ImageNet dataset, how-
ever, the accuracy is greater than 85% for the three models
on the Visual Wake Words dataset. Further, we note that
all models fit within the peak memory usage of 250 KB.
However, MobileNet V2 and MNasNet models require
special memory management to fit the model within these
constraints that we discuss in detail in the next section. In
terms of model size (number of parameters) in KB, Mo-
bileNet V1 with depth multiplier 0.25 is 208 KB while
the MobileNet V2 and MNasNet models with depth mul-
tiplier 0.35 require 290 KB and 400 KB respectively. This
suggests that model size can be compressed further by
reducing the depth multiplier and additional techniques
such as pruning to provide smaller model sizes.
5.3 Memory-latency trade-offs
Peak Memory Usage. We use on-chip SRAM to store
the input/output activation maps of each layer assuming
that we reuse the temporary buffer space for storing the
input and the output buffer space. To benchmark the peak
memory usage, we assume 8-bit representation for activa-
tions. We find that the peak memory usage is often dom-
inated by the input and output activation maps of the first
few layers in MobileNet and MNasNet architectures. To
limit the peak memory usage, the output channels in first
convolutional layer are limited to eight channels when we
use depth multiplier 0.35 for MobileNet V2 and MNasNet
model architectures.
Figure 4 illustrates this for two different models: Mo-
bileNet V1 and MobileNet V2. Note that in MobileNet
V1 architecture, we re-use the buffer A to store the inputs
to conv 1x1 layer. In MobileNet V2 architecture, we have
parallel paths between the inputs and the outputs of dif-
ferent layers, but the projection and expansion layers do
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Depthwise Conv 3x3, 
stride=s, Relu6
Conv 1x1, 
Relu6
Buffer A
Buffer B
Buffer A
Depthwise Conv 3x3, 
stride=s, Relu6
Conv 1x1, 
Relu6
Buffer A
Buffer C
Buffer D
Conv 1x1, 
Relu6
Buffer B
Figure 4: Temporary buffer management for MobileNet
V1 (left) and MobileNet V2 (right).
not need to be materialized completely using tricks sug-
gested in [2]. We assume that the expansion/depthwise-
convolution/projection matrices are split into six parallel
paths and each path is materialized only during its compu-
tation. As a result, we need additional temporary buffers
B and C to store the intermediate values so that they can
be added to the output afterward.
Peak memory usage for each of the neural-network lay-
ers must fit within the SRAM. We observe in Figure 3 that
for a given model architecture with a fixed depth multi-
plier, scaling the input image resolution reduces the peak
memory usage. In the first few layers, the activation map
size is directly proportional to the square of image reso-
lution that will be a limiting factor in selecting the archi-
tecture and its number of channels. In the last few layers,
the larger number of channels could dominate the mem-
ory required. Further note that the convolution kernel may
require additional buffer space to store the temporary out-
puts when using GEMM kernels that affects the memory
consumption of the last few layers. Further optimization
requires efficient convolution kernels that are computed
in-place or in a tiled implementation, further reducing the
memory usage of specific layers.
Model size. The model must fit in the flash memory
typically within a few hundred kilobytes (up to 1 MB).
Techniques to reduce the model size include using a lower
depth multiplier in the MobileNet type architectures, and
compression techniques, such as quantization or pruning.
Typically models with a higher depth multiplier achieve
higher accuracy but require a larger model size. Reducing
the input image resolution will only reduce the peak mem-
ory usage or latency but not the model size. Consider the
scenario with image resolution of 224, MobileNet V2 ar-
chitecture with depth multiplier 0.35 requires 290KB and
with depth multiplier 0.5 requires 569KB to store weights
of the layers that extract features in 8-bit.
Latency. Model performance depends on the computa-
tional cost of the convolution kernels. MobileNet archi-
tectures’ latency is dominated by pointwise and separa-
ble depthwise convolution kernels, that can be made faster
using fixed-point arithmetric with 8-bit representation of
models or using GEMM kernels. In some cases, we may
choose to trade-off memory for latency, for example, we
can compute depthwise separable convolutions in-place
using for loops to save memory footprint, but then we
can no longer use the memory rearrangement techniques
to speed up the kernels. Alternate implementations of
convolution kernels using lower-precision weights could
speed up the convolution kernels.
We profile the latency of deploying the convolutional
layers of the MobileNet V1 model with depth multi-
plier (0.25x) on the microcontroller development board
STM32 F746 [13]. We use ARM CMSIS5-NN kernels to
program the depthwise and pointwise convolutions in Mo-
bileNet V1 architecture. The overall latency per inference
is approx 1.3 sec enabling approximately 0.75 frames/sec.
This frame rate suffices in application requirements when
the person count doesn’t change frequently.
6 Conclusions and Future Work
In this paper, we introduced the challenges in deploying
neural networks on microcontrollers that can enable intel-
ligence on the edge at scale in several emerging IoT ap-
plications. Limited on-chip memory will be a major con-
straint in deploying CNN models on microcontrollers. We
believe that such model deployments will require tiny vi-
sion models fitting both the model size and the peak mem-
ory usage within 250 KB at less than 60 million multiply-
adds per inference. Existing datasets are not represen-
tative of the pareto-optimal boundary of model accuracy
vs peak memory usage for such tiny vision models. To
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advance research in this area, we present a new dataset,
‘Visual Wake Words’, that classifies images for the pres-
ence of a person or not that is a popular microcontroller
vision use-case. Our initial benchmarks on the state-of-
the-art models with 8-bit weights and activations on this
dataset achieve up to 90% for classification task, and the
same MobileNet models can also form the basis of per-
son counting and localization tasks. We believe that the
Visual Wake Words Dataset will provide researchers with
a platform to fundamentally rethink the design of tiny vi-
sion models that fit on microcontrollers.
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